

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053982 A2

(51) International Patent Classification⁷: H01L 21/8246,
27/115

(21) International Application Number:
PCT/EP2003/014172

(22) International Filing Date:
12 December 2003 (12.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
102 58 194.0 12 December 2002 (12.12.2002) DE

(71) Applicants (for all designated States except US): INFI-
NEON TECHNOLOGIES AG [DE/DE]; St.-Martin-Str.
53, 81669 München (DE). INFINEON TECHNOLO-
GIES FLASH GMBH & CO. KG [DE/DE]; Königs-
brückerstr. 180, 01099 Dresden (DE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): BOLLU, Michael
[DE/DE]; Hechtseestrasse 13 b, 81671 München (DE).

KOHLHASE, Armin [DE/DE]; Karl-Huber-Str.6, 85579
Neubiberg (DE). LUDWIG, Christoph [DE/DE]; Berg-
erstrasse 15, 01465 Langebrück (DE). PALM, Herbert
[DE/DE]; Rieschbogen 45, 85635 Höhenkirchen (DE).
WILLER, Josef [DE/DE]; Friedrich-Fröbel-Str. 62,
85521 Riemerling (DE).


(74) Agent: EPPING, HERMANN & FISCHER PATEN-
TANWALTSGESELLSCHAFT MBH; P.O. Box
200734, 80007 München (DE).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR,
CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD,
GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR,
KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN,
MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU,
SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA,
UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (BW, GH,
GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE,

[Continued on next page]

(54) Title: SEMICONDUCTOR MEMORY HAVING CHARGE TRAPPING MEMORY CELLS AND FABRICATION METHOD



(57) Abstract: In the case of this semiconductor memory having NROM cells, the channel regions of the memory transistors (T) in each case run transversely with respect to the relevant word line (2), the bit lines are arranged on the top side of the word lines and in a manner electrically insulated from the latter, and electrically conductive cross-connections (21) are present, which are arranged in sections in interspaces between the word lines and in a manner electrically insulated from the latter and are connected to the bit lines in each case in next but one sequence.

WO 2004/053982 A2



SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

- *without international search report and to be republished upon receipt of that report*

Description

Semiconductor memory having charge trapping memory cells and fabrication method

5

Memory cell arrays comprising charge trapping memory cells having memory transistors that can be programmed by channel hot electrons (CHE) and can be erased by hot holes, for example, in particular comprising planar
10 SONOS memory cells or NROM memory cells (US 5,768,192, US 6,011,725 WO 99/60631) having planar MOS transistors and an oxide-nitride-oxide storage layer sequence as gate dielectric require voltages of 4 to 5 volts for programming and erasing, which may be regarded as a
15 disadvantage. Moreover, the memory cells can only be miniaturized more extensively if they are not arranged in one plane one beside the other but rather at the walls of trenches which are etched out at the top side of a semiconductor body.

20

A multiplicity of such trenches run at a distance from and parallel to one another and thus form a kind of comb structure at the surface of the semiconductor body. The channels of the memory transistors are
25 arranged vertically at the trench walls. The source and drain regions are arranged at the top side of the semiconductor body in a manner adjoining the trenches and in the trench bottoms. The source/drain regions are connected to bit lines. The gate electrodes of the
30 memory transistors are arranged in the trenches and are connected to word lines arranged transversely with respect to the bit lines on the top side of the memory cell array.

35 The gate dielectric is formed at the walls of the trenches by a storage layer sequence for which an oxide-nitride-oxide layer sequence is customarily used. In this case, the nitride layer is provided as the actual storage layer in which, during the programming

of the cell, electrons are trapped between the boundary layers made of oxide (trapping).

5 A virtual ground array comprising NROM cells is customarily connected to word lines which run above the source/drain regions and cross with buried bit lines. The transistor current therefore flows parallel to the word lines.

10 This results in various difficulties: the memory transistors cannot be optimized by a more precise setting of the source/drain dopings (LDD, pocket implantation). The word lines have a small cross section, so that fast access to the memory contents is
15 not possible owing to the low electrical conductivity caused as a result of the said small cross section. Since the isolation between adjacent channel regions is preferably effected by a channel stop implantation, dopants diffusing into the channel region can bring
20 about a non-uniform current distribution in the channel together with a significant occurrence of the narrow width effect.

US 6,469,935 B2 describes an array architecture
25 nonvolatile memory and its operation methods. In this array, there are a plurality of first connection regions connecting together a first cluster of four memory cells within a square and comprising source/drain regions of the cell transistors, and a
30 plurality of second connection regions connecting together a second cluster of four memory cells within a square and comprising source/drain regions of the cell transistors, each pair of first and second clusters comprising one cell in common. The operation method
35 makes use of control gates connected to control lines that run in parallel with the wordlines and are arranged on both sides adjacent to the wordlines.

US 5,679,591 describes a method for fabricating a contactless semiconductor memory with bit lines on the top side, in the case of which bit line strips are in each case arranged between the word line stacks and interconnect the source/drain regions of the successive memory transistors along the word lines. The channel regions are oriented transversely with respect to the word lines and are mutually isolated from one another by trench isolations.

10

It is an object of the present invention to specify an improved semiconductor memory having charge trapping memory cells in a virtual ground architecture.

15 This object is achieved by means of the semiconductor memory having the features of Claim 1 and by means of the method for fabricating such a memory having the features of Claim 12. Refinements emerge from the dependent claims.

20

In the case of this semiconductor memory having charge trapping memory cells, in particular SONOS cells or NROM cells, the channel regions in each case run transversely with respect to the relevant word line, the bit lines are arranged on the top side of the word lines and in a manner electrically insulated from the latter, and electrically conductive cross-connections are present, which are arranged as conductive jumper connections in sections in interspaces between the word lines and in a manner electrically insulated from the latter and are connected to the bit lines in a specific manner.

35 In accordance with a consecutive numbering of the memory transistors along a respective word line, the said cross-connections electrically conductively connect, on one side of the word line, in each case a source/drain region of an even-numbered memory

transistor to a source/drain region of the subsequent odd-numbered memory transistor in the said numbering and, on the opposite side of this word line, in each case a source/drain region of an odd-numbered memory transistor to a source/drain region of the subsequent even-numbered memory transistor in the said numbering. The word lines can be contact-connected between the bit lines with word line straps which reduce the electrical bulk resistance.

10

Examples of the semiconductor memory and of the fabrication method are described in more detail below with reference to the accompanying Figures 1 to 14.

15 Figure 1 shows an arrangement scheme of the STI isolations and word lines.

Figure 2 shows an arrangement scheme of the word lines and bit lines.

20

Figure 3 shows an arrangement scheme of the word lines, bit lines and word line straps.

25 Figure 4 shows a detail from a first intermediate product of a fabrication method in a cross section along the word lines.

Figure 5 shows the cross section of Figure 4 after further steps of the fabrication method.

30

Figures 6 to 8 show details from intermediate products after different steps of the fabrication method in cross sections perpendicular to the word lines.

35 Figure 9 shows the arrangement scheme of the transistors and word lines in a plan view.

Figure 10 shows the arrangement scheme of the word lines, bit lines and bit line contacts in a plan view.

Figures 11 and 12 show further details from intermediate products after further steps of the fabrication method in cross sections transversely with respect to the word lines.

Figure 13 shows the circuit scheme of the arrangement.

10

Figure 14 shows a cross section corresponding to the cross section of Figure 7 for an alternative exemplary embodiment.

15 Figure 1 shows a plan view of a scheme revealing the positions of the STI isolations 1, word lines 2 with lateral spacers 3 and the regions that are to be electrically conductively connected to one another. The STI isolations (shallow trench isolation) are isolation
20 trenches which are arranged parallel at a distance from one another and between which there are in each case channel regions of the transistors that run parallel to the isolation trenches below each word line 2. The word lines therefore run over the channel regions arranged
25 transversely with respect to the longitudinal direction of the word line. The source/drain regions of the transistors are in each case present in a manner laterally adjoining the word lines. The said source/drain regions are electrically conductively
30 connected to one another in the regions that are in each case identified in hatched fashion in Figure 1, a short piece of the relevant isolation trench being bridged in each case.

35 Figure 2 illustrates a plan view of this arrangement including the bit lines 4 applied above the word lines. The regions depicted in hatched fashion in Figure 1, designated as cross-connections hereinafter, are in

each case designated by the same lower-case letters in Figure 2. The cross-connections are contact-connected by the bit lines 4. The bit line contacts 5 are depicted by broken lines as concealed contours in Figure 2 and identified by a cross. Furthermore, the bit line contacts 5 are in each case designated by that upper-case letter which corresponds to the lower-case letter of the relevant cross-connection. It can be seen in Figure 2 that the bit lines 4 are in each case electrically contact-connected at cross-connections which are arranged successively in the direction of the bit lines in each case in next but one interspaces between the word lines 2.

Figure 3 shows the plan view in accordance with Figure 2 with word line straps 6 that are contact-connected on the top side of the word lines 2 and are arranged above the bit lines 4. The word line straps 6 serve for further reducing the electrical bulk resistance of the word lines. The bit lines 4 are electrically insulated both from the word lines 2 and from the word line straps 6.

The more precise structure of this exemplary embodiment of the semiconductor memory will be explained with reference to a preferred fabrication method and the further figures. Figure 4 shows a detail from an intermediate product of the semiconductor memory in cross section parallel to the word lines to be fabricated. The customary layers comprising pad oxide 7 and pad nitride 8 are fabricated on a top side of a semiconductor body or substrate. The semiconductor material has a concentration of dopant that suffices for forming channel regions of memory transistors; for this purpose, it is possible to form doped wells in a substrate in the manner that is known per se from the fabrication of transistors. A doped well 9 provided for the channel regions of the transistors is indicated by

the well interface depicted by a broken line in Figure 4.

The isolation trenches are fabricated as STI isolations 1 at the said top side of the semiconductor body or substrate. These STI isolations 1 are constituted by a multiplicity of isolation trenches which are arranged parallel at a distance from one another and are preferably filled with an oxide of the semiconductor material. However, there may also be a different dielectric in the isolation trenches.

Figure 5 shows the cross section in accordance with Figure 4 after further steps of the fabrication method. A storage layer sequence is applied to the top side of the semiconductor body or substrate, which storage layer sequence is also provided as a gate dielectric and comprises a first boundary layer 10, a storage layer 11 and a second boundary layer 12. The boundary layers 10, 12 may be, in particular, an oxide, and the storage layer 11 a nitride. Instead of such an oxide-nitride-oxide layer sequence, a different storage layer sequence suitable for charge trapping memory cells may be provided. These layers are initially applied over the whole area; they can be replaced wholly or partially by a different gate dielectric in the region of the periphery.

Next there follows a first word line layer 13, which is preferably polysilicon. A second word line layer 14 or word line layer sequence may be applied, which is e.g. W/WN or WSi and improves the conductivity of the first word line layer 13. This is additionally followed by a hard mask layer 15 made of electrically insulating material. The hard mask is patterned in strip form in order thus to be able to pattern the word line webs (word line stacks) parallel at a distance from one another.

That can be seen in Figure 6, which illustrates the structure of the relevant intermediate product in a cross section transversely with respect to the word line webs 20. In this example, the word line webs 20 comprise the storage layer 11, the second boundary layer 12, the first word line layer 13 (e.g. polysilicon), the second word line layer (e.g. WSi) and the hard mask 15. Between the word lines the actual storage layer 11 may be removed, as illustrated in Figure 6; alternatively, the second boundary layer 12 and the storage layer 11 may also still be present there. It is now possible to introduce the implants for the source/drain regions including the associated optimizations. If the second word line layer 14 is WSi, oxide layers which may typically have a thickness of about 3 nm are preferably formed at the sides of the word lines.

In subsequent lithography steps, LDD implantations (lightly doped drain) and pocket implantations may be effected in a manner known per se. The doped regions 16 depicted by broken lines in Figure 6 are thus fabricated, which initially still have a lower dopant concentration than is envisaged for the finished source/drain regions. Situated between the said doped regions 16 there is in each case a channel region 17 for the transistor.

In accordance with the cross section of Figure 7, spacers 18 are then fabricated at the side walls of the word line webs 20, the electrically conductive material of the word line webs 20 (in this example the first word line layer 13 and the second word line layer 14) also being electrically insulated laterally by means of the said spacers. The spacers are fabricated in the customary manner by conformal deposition of the material provided therefor and subsequent anisotropic

etching-back. The spacers 18 are used to mask a further implantation for forming the source/drain regions 19. The spacers 18 may already correspond to the spacers 3 depicted in Figures 1 to 3; however, it is also possible to fabricate further spacers before or after the implantation, as required. The implants are annealed.

The cross-connections are fabricated in a subsequent step. As can be seen in Figure 8, the cross-connections 21 and the dielectric fillings 22 that are in each case to be introduced in between are arranged in the interspaces between the word lines. Since the cross-connections are intended always to connect in each case a source/drain region to a subsequent source/drain region in the relevant interspace between the word line webs 20, but the cross-connections must be electrically insulated from one another, they must be formed in sections and be insulated from one another by dielectric material.

For this purpose, either first of all the interspaces are filled with dielectric material which is subsequently removed in the regions provided for the cross-connections. The electrically conductive material provided for the cross-connections is then introduced there. Or, instead of this, the interspaces between the word line webs are first of all filled completely with the electrically conductive material provided for the cross-connections, which material is then removed in each case at the interval of the sections provided for the cross-connections and is replaced by dielectric material.

An appropriate dielectric material for the first variant is preferably the dielectric which is used for wide spacers e.g. for the high-voltage transistors of the driving periphery. That may be e.g. an oxide

fabricated as TEOS (tetraethyl orthosilicate). In this case, it is advantageous if the spacers 18 are e.g. nitride or a different material with respect to which the filled-in oxide can be selectively removed. The filled-in dielectric material is then removed in the regions provided for the cross-connections, so that only the dielectric fillings 22 remain. The material of the first boundary layer 10 is also removed in the openings thus fabricated, so that the doped semiconductor material of the source/drain regions 19 is uncovered there. An electrically conductive material, preferably polysilicon, can then be introduced into the openings, the source/drain regions 19 being contact-connected on the top side by means of the said material. The top side is planarized.

In the case of the second variant mentioned, first of all the material of the first boundary layer 10 is removed, so that, in this exemplary embodiment, too, it is possible to fabricate an electrical contact between the material of the cross-connections and the top side of the source/drain regions 19. The interspaces between the word line webs 20 are then filled completely with the material, e.g. polysilicon, provided for the cross-connections. The top side is planarized. The introduced material is removed at the envisaged intervals by means of lithography, so that the individual sections provided for the cross-connections are isolated from one another. Dielectric fillings 22 can then be introduced in between, after which the top side is planarized again.

Figure 9 shows the structure thus obtained in a plan view. The orientation of this plan view corresponds to that of Figures 1 to 3. Three word lines WL_{i-1} , WL_i and WL_{i+1} running from left to right are depicted here. The memory transistors T are illustrated with their channel regions depicted by broken lines. A filled trench of

the STI isolations 1 in each case runs between the said channel regions. The cross-connections 21 are again depicted in hatched fashion here. The dielectric fillings 22 in each case isolate the sections of the electrically conductive material of the cross-connections 21 of the same word line interspace from one another.

Figure 10 shows a simplified scheme of the plan view of Figure 9 for elucidating the arrangement of the subsequently fabricated bit lines 4. These bit lines are arranged parallel at a distance from one another transversely with respect to the word lines and between the regions occupied by the memory transistors. Therefore, they run approximately above the trenches of the STI isolations 1. For orientation purposes, the numberings of the word lines 2 are likewise depicted in Figure 10 in comparison with Figure 9. Figure 10 illustrates the positions of the bit line contacts 5 by which the bit lines 4, which are electrically insulated from the word lines 2, are electrically conductively connected to the respectively associated cross-connections 21.

Figure 11 illustrates a cross section transversely with respect to the word lines after the fabrication of the bit lines 4. A method which is known per se as "dual damascene scheme" is employed in the exemplary embodiment illustrated here. In this case, a layer 24 made of dielectric material is applied and provided with trenches in the regions of the envisaged bit lines and also with contact holes above the material to be contact-connected at the locations of the bit line contacts 5 to be fabricated. The said contact holes are filled together with the trenches with a material provided for the bit lines, thereby producing the structure illustrated in cross section in Figure 11.

In this semiconductor memory, the word lines have a higher electrical conductivity than in customary semiconductor memories having word lines with a smaller cross section. Nevertheless, the conductivity of the word lines can additionally be improved since it is particularly simple, in the case of the semiconductor memory according to the invention, to provide additional interconnects as word line straps. This is because the word lines 2 are formed wider since the longitudinal direction of the channel regions runs transversely with respect to the word lines. Therefore, the top side of the word lines can be contact-connected between the bit lines, so that, above the bit lines and electrically insulated from the latter, word line straps can be arranged parallel to the word lines. To that end, all known methods for fabricating metallizations can be employed, in principle. It is possible to use, e.g. an aluminium layer as base metal layer in conjunction with contact hole fillings made of tungsten. A further dual damascene technique using copper or tungsten may also be used.

Figure 12 shows the cross section after the fabrication of the word line straps 6 transversely with respect to the word lines and between two bit lines, in other words shifted in front of or behind the plane of the drawing relative to the cross section of Figure 11. The interspaces between the bit lines fabricated and the top side of the bit lines are first of all covered with a further dielectric layer 24a and levelled. Contact holes are fabricated in the said further dielectric layer 24a, which contact holes are filled with contact hole fillings 23 in accordance with the cross section of Figure 12. The word line straps 6 are electrically conductively connected to these contact hole fillings 23; a further dielectric layer 25 is applied between the word line straps 6. Further method steps for

completing the semiconductor memory may follow in a manner known per se.

Figure 13 shows a circuit scheme of a virtual ground
5 memory cell architecture, in which the word lines are depicted running from left to right and the bit lines from top to bottom. The longitudinal direction of the transistors from source to drain in this case runs parallel to the word lines and thus corresponds to a
10 previously customary arrangement of the transistors in the array. Although the semiconductor memory structure according to the invention has the same circuit scheme, the orientation of the transistors in the objective realization corresponds to a shortening of the
15 connections that are depicted bolder in Figure 13, so that the terminal points that are respectively connected to one another there coincide. The longitudinal directions of the transistors are thus as it were drawn parallel to the bit lines.

20 In a particularly preferred configuration, the word line webs 20 are provided laterally with spacers 3 made of oxide. To that end, a method is suitable, in particular, in which, in accordance with Figure 14, which corresponds to the cross section of Figure 7, the
25 word line layers 13, 14 are oxidized laterally to form oxide layers 18a which encapsulate the word lines, and the spacers 18 made of oxide are then fabricated. The hard mask 15 is provided beforehand in the thickness
30 provided for the dimensions of the spacers and is fabricated from nitride. The spacers 18 are fabricated by whole-area conformal deposition of an oxide layer and subsequent anisotropic etching-back of the oxide. In accordance with a preferred embodiment of the
35 method, the top side of the structure thus fabricated is coated with a thin nitride layer (nitride liner 26), as is depicted in Figure 14.

Next, a filling 27 is introduced into the interspaces between the word lines, whereupon the top side is planarized. The filling 27 is a material which is provided for the dielectric filling 22 and can be etched selectively with respect to silicon nitride. BPSG, for example, can be used here. After the planarization of the surface, the hard mask 15 is at least partly removed, at the same time the openings 28 formed being widened towards the sides, as illustrated in Figure 14. The nitride liner 26 serves as an etching stop layer in this case. The extended openings 28 which project laterally over the word line webs beyond the spacers 18 are filled with nitride layers. These nitride layers then serve as a mask for laterally delimiting the regions in which the filling 27 is removed and into which the material of the cross-connections 21 is introduced.

In this way, it is possible to fabricate non-volatile memory cell transistors as virtual ground arrays which are electrically insulated from one another by means of continuous isolation trenches. A high circuit density is achieved at the same time. The source/drain regions can be optimized by LDD and pocket implants. The electrical conductivity of the word lines can be increased by means of word line straps. The narrow width effect is avoided. The thermal budget during fabrication can be kept low, since the source/drain junctions are implanted after the fabrication of the gate dielectrics.

List of Reference Symbols

	1	STI isolation
	2	Word line
5	3	Spacer
	4	Bit line
	5	Bit line contact
	6	Word line strap
	7	Pad oxide
10	8	Pad nitride
	9	Well
	10	First boundary layer
	11	Storage layer
	12	Second boundary layer
15	13	First word line layer
	14	Second word line layer
	15	Hard mask
	16	Doped region
	17	Channel region
20	18	Spacer
	18a	Oxide layer
	19	Source/drain region
	20	Word line web
	21	Cross-connection
25	22	Dielectric filling
	23	Contact hole filling
	24	Dielectric layer
	24a	Further dielectric layer
	25	Further dielectric layer
30	26	Nitride liner
	27	Dielectric filling
	28	Opening

Patent Claims

1. A memory array architecture comprising:
a substrate having a first polarity including a
5 plurality of shallow trench isolation areas arranged
substantially continuously along a first direction (y);
a plurality of conductive word lines arranged along a
second direction (x) transverse to said first
direction, said word lines being isolated from the
10 substrate at least partially by a trapping dielectric,
wherein regions of said substrate between adjacent word
lines are implanted with an impurity having a second
polarity, thereby producing a plurality of source/drain
regions bounded by said trench isolations in said
15 second direction (x), said source/drain regions being
arranged in alternating odd and even numbered columns
along said first direction (y) and in alternating odd
and even numbered rows along said second direction (x);
a plurality of conductive jumper connections
20 substantially above said trench isolation areas
electrically connecting pairs of said source/drain
regions, each pair of source/drain regions in an even-
numbered row connecting a source/drain region in an
even-numbered column and an adjacent source/drain
25 region in a subsequent odd-numbered column, and each
pair of source/drain regions in an odd-numbered row
connecting a source/drain region in an odd-numbered
column and an adjacent source/drain region in a
subsequent even-numbered column; and
30 a plurality of conductive bit lines arranged along said
first direction (y) above said jumper connections, each
of said bit lines connecting a plurality of jumper
connections in either even-numbered or odd-numbered of
said rows.
- 35
2. The memory array architecture of Claim 1, wherein
the source/drain regions (19) are arranged laterally
adjacent to the word lines (2).

3. The memory array architecture of Claim 1 or 2, wherein:

the word lines (2) are provided with lateral spacers

5 (3);

the conductive jumper connections (21) are arranged adjacent to the spacers (3) and electrically insulated from the word lines (2) by the spacers (3);

dielectric fillings (22) are provided between the
10 conductive jumper connections (21), and a layer (24) of dielectric material is provided above the word lines (2) and the conductive jumper connections (21);

the bit lines (4) are arranged within the layer (24) of dielectric material; and

15 bit line contacts (5) are arranged on the conductive jumper connections (21) and connected to the bit lines (4) by filled contact holes being provided in the layer (24) of dielectric material.

20 4. The memory array architecture of one of Claims 1 to 3, wherein said word lines are substantially completely isolated from the substrate by said trapping dielectric layer.

25 5. The memory array architecture of one of Claims 1 to 4, wherein said memory array is adapted to be operated as a virtual ground array.

6. The memory array architecture of one of Claims 1 to
30 5, wherein said bit lines are metal bit lines.

7. The memory array architecture of one of Claims 1 to 6, wherein said memory array is an NROM memory array.

35 8. The memory array architecture of one of Claims 1 to 7, wherein said trapping dielectric consists of a storage layer between two boundary layers.

9. The memory array architecture of one of Claims 1 to 8, wherein said storage layer is a nitride layer and wherein said boundary layers are oxide layers.

5 10. The memory array architecture of Claim 6, wherein said memory array is a floating gate memory array.

11. The memory array architecture of one of Claims 1 to 10, in which,

10 the conductive jumper connections are formed of an electrically conductive material other than polysilicon.

12. Method for fabricating a semiconductor memory, in 15 which,

in a first step, at a top side of a semiconductor body or substrate, in an arbitrary order, a concentration of dopant that suffices for forming channel regions of memory transistors is provided and strip-type STI 20 isolations (1) arranged parallel at a distance from one another are fabricated,

in a second step, a dielectric storage layer sequence comprising a first boundary layer (10), a storage layer (11) and a second boundary layer (12) is applied,

25 in a third step, electrically conductive material is applied and patterned together with electrical isolations on the top side to form word lines (2), which run parallel at a distance from one another transversely with respect to the STI isolations (1),

30 in a fourth step, the word lines (2) are electrically insulated laterally and source/drain regions (19) are fabricated by introducing dopant between the STI isolations (1) and the word lines (2),

35 in a fifth step, electrically conductive material and dielectric material are introduced into interspaces between the word lines (2) and patterned in such a way that, in accordance with a consecutive numbering of the source/drain regions (19) along a respective word line

(2), in the case of which the source/drain regions (19) which are not arranged on different sides of an STI isolation (1) each acquire the same number,

5 a) on one side of the word line (2), in each case an even-numbered source/drain region is electrically conductively connected to the subsequent odd-numbered source/drain region in the said numbering, and

10 b) on the opposite side of this word line (2), in each case an odd-numbered source/drain region is electrically conductively connected to the subsequent even-numbered source/drain region in the said numbering, and

15 in a sixth step, electrically conductive material is applied in strip form for the purpose of forming bit lines (4) which are arranged parallel at a distance from one another and transversely with respect to the word lines (2) and is contact-connected with the electrically conductive material introduced in the fifth step in such a way that a respective bit line (4)
20 is electrically conductively connected to the portions of the said electrically conductive material which are present successively along the bit line in each case in next but one interspaces between the word lines.

25 13. Method according to Claim 12, in which, the fourth step is performed by forming spacers (18) at side walls of the word lines (2) and using the spacers (18) to mask an implantation forming the source/drain regions.

30 14. Method according to Claim 12 or 13, in which, in the fifth step, the electrically conductive material introduced into the interspaces between the word lines (2) is structured in such a way that it does not extend
35 above the spacers (18).

15. Method according to one of Claims 12 to 14, in which,

in the second step, an oxide layer is fabricated as the first boundary layer (10), a nitride layer is fabricated as the storage layer (11), and an oxide layer is fabricated as the second boundary layer (12).

5

16. Method according to one of Claims 12 to 15, in which,

in a seventh step, in a planarized top side between the bit lines (2), contact holes are fabricated which
10 uncover the electrically conductive material of the word lines (2), and, with further electrically conductive material, word line straps (6) are fabricated as interconnects which are electrically conductively connected to a relevant word line via
15 contact hole fillings (23) and are electrically insulated from the bit lines (4).

17. Method according to one of Claims 12 to 16, in which

20 the sixth step is performed by a layer (24) made of dielectric material being applied and being provided with contact holes above the material to be contact-connected and also with trenches in the regions of the bit lines provided, and
25 the said contact holes and the said trenches are filled with a material provided for the bit lines.

18. Method according to one of Claims 12 to 17, in which

30 the word lines (2) are provided with spacers (18, 18a) made of oxide that are arranged at the sidewalls of the word lines (2),
the spacers (18, 18a) are covered with a nitride liner (26),
35 a nitride layer which projects laterally over the word line is in each case applied above the word lines (2) and the relevant spacers (18, 18a), and
the fifth step is performed by

interspaces present between the word lines (2) being provided with a dielectric filling (27) and being levelled,

5 using a mask having openings in the regions provided for electrically conductive material, the filling (27) being removed selectively with respect to the nitride layer and the nitride liner (26) in regions, and the electrically conductive material being introduced into openings thus fabricated.

FIG 1




FIG 2




FIG 3




FIG 4




FIG 5




FIG 6




FIG 7




FIG 8




FIG 11




FIG 12




FIG 13





FIG 14



(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
24 June 2004 (24.06.2004)

PCT

(10) International Publication Number
WO 2004/053982 A3

(51) International Patent Classification⁷: **H01L 21/8246**,
27/115, G11C 1/00, H01L 27/115, 21/8246

(21) International Application Number:
PCT/EP2003/014172

(22) International Filing Date:
12 December 2003 (12.12.2003)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
102 58 194.0 12 December 2002 (12.12.2002) DE

(71) Applicants (for all designated States except US): **INFINEON TECHNOLOGIES AG** [DE/DE]; St.-Martin-Str. 53, 81669 München (DE). **INFINEON TECHNOLOGIES FLASH GMBH & CO. KG** [DE/DE]; Königsbrückerstr. 180, 01099 Dresden (DE).

(72) Inventors; and

(75) Inventors/Applicants (for US only): **BOLLU, Michael**

[DE/DE]; Hechtseestrasse 13 b, 81671 München (DE). **KOHLHASE, Armin** [DE/DE]; Karl-Huber-Str.6, 85579 Neubiberg (DE). **LUDWIG, Christoph** [DE/DE]; Berg-erstrasse 15, 01465 Langebrück (DE). **PALM, Herbert** [DE/DE]; Rieschbogen 45, 85635 Höhenkirchen (DE). **WILLER, Josef** [DE/DE]; Friedrich-Fröbel-Str. 62, 85521 Riemerling (DE).


(74) Agent: **EPPING, HERMANN & FISCHER PATENTANWALTSGESELLSCHAFT MBH**; P.O. Box 200734, 80007 München (DE).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (regional): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),

[Continued on next page]

(54) Title: SEMICONDUCTOR MEMORY AND FABRICATION METHOD



(57) Abstract: In the case of this semiconductor memory having NROM cells, the channel regions of the memory transistors (T) in each case run transversely with respect to the relevant word line (2), the bit lines are arranged on the top side of the word lines and in a manner electrically insulated from the latter, and electrically conductive cross-connections (21) are present, which are arranged in sections in interspaces between the word lines and in a manner electrically insulated from the latter and are connected to the bit lines in each case in next but one sequence.



Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE,
SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA,
GN, GQ, GW, ML, MR, NE, SN, TD, TG).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Published:

— *with international search report*

(88) Date of publication of the international search report:

14 October 2004